



# GIETPOLYTECHNIC,JAGATPUR,CUTTACK

## LESSONPLAN

DISCIPLINE: ELECTRONICS TELECOMMUNICATION ENGINEERING	SEMESTER- 3 <sup>rd</sup>	NAME OF THE TEACHING FACULTY: PRADEEPTA PRABHAKARAN SWAIN
SUBJECT TH:3- DIGITAL ELECTRONICS	NO. OF DAYS/PER WEEK CLASS ALLOTTED:- 3	SEMESTER FROM DATE:- 14-07-2025      TO DATE :-15 - 11 -2025
Week	Class day	Theory
1 <sup>st</sup>	1 <sup>st</sup>	<b>1. Logic Gates</b> 1.1 Basic logic gates: OR, AND, and NOT 1.1.1 Truth tables 1.1.2 Logic symbols 1.1.3 Logic voltage levels 1.1.4 Logic circuit design examples
	2 <sup>nd</sup>	1.2 Integrated Circuits 1.3 NOR, NAND, Exclusive OR, and Exclusive NOR gates.
	3 <sup>rd</sup>	1.4 NOR and NAND gates used as inverters. 1.5 Fan-in and fan-out
2 <sup>nd</sup>	1 <sup>st</sup>	1.6 Termination of unused inputs 1.7 AND and OR gates constructed from NAND and NOR gates
	2 <sup>nd</sup>	<b>2. Boolean Algebra</b> 2.1 Boolean operations (OR, AND, NOT) 2.2 Representation of logic circuits by Boolean expressions
	3 <sup>rd</sup>	2.3 Laws of Boolean algebra: 2.3.1 Double inversion: $A''=A$ 2.3.2 OR identities: $A+0 = A$ , $A+1=1$ , $A+A=A$ , $A+A'=1$ 2.3.3 AND identities: $A.0=0$ , $A.1=A$ , $A.A=A$ , $A.A'=0$ 2.3.4 Cumulative laws: $A+B=B+A$ , $A.B=B.A$ 2.3.5 Associative laws: $(A+B)+C=A+(B+C)$ , $(A.B).C=A.(B.C)$ 2.3.6 Distributive laws: $A+(B.C)=(A+B).(A+C)$ , $A.(B+C)=A.B+A.C$ 2.3.7 DeMorgan's theorems : $(A+B+C+\dots)'=A' \cdot B' \cdot C' \dots$ , $(A \cdot B \cdot C \cdot \dots)'=A'+B'+C' \dots$ 2.3.8 Applications to logic circuit simplifications and design
3 <sup>rd</sup>	1 <sup>st</sup>	2.4 Equivalent logic gates
	2 <sup>nd</sup>	2.5 NAND and NOR implementations of logic circuits. 2.6 Standard forms of Boolean expressions 2.6.1 Sum-of-products (SOP) 2.6.2 Product-of-sums (POS)
	3 <sup>rd</sup>	2.7 Karnaugh mapping
4 <sup>th</sup>	1 <sup>st</sup>	<b>3. Combinational Logic Circuits</b> 3.1 Half adder 3.2 Full adder
	2 <sup>nd</sup>	3.3 Half Subtractor 3.4 Full Subtractor
	3 <sup>rd</sup>	3.5 4 bit adder. 3.6 Multiplexer (4:1)
5 <sup>th</sup>	1 <sup>st</sup>	3.7 De-multiplexer (1:4)
	2 <sup>nd</sup>	3.8 Decoder 3.9 Encoder
	3 <sup>rd</sup>	3.10 Digital comparator (3 Bit) 3.11 Seven segment Decode
6 <sup>th</sup>	1 <sup>st</sup>	<b>4. Latches &amp; Flip-Flops</b> 4.1. Basic latches 4.1.1 NOR latch
	2 <sup>nd</sup>	4.1.2 NAND latch

		4.1.3 Example uses of latches 4.2. Gated latches
	3 <sup>rd</sup>	4.2.1 Gated S-R latch 4.2.2 Gated D-latch
7th	1 <sup>st</sup>	4.3. Flip-flops: 4.3.1 Master-slave and edge-triggered principles
	2 <sup>nd</sup>	4.3.2 S-R flip-flop 4.3.3 D-type flip-flop 4.3.4 J-K flip-flop
	3 <sup>rd</sup>	4.3.5 T-type flip-flop 4.3.6 Flip-flop timing diagrams
8th	1 <sup>st</sup>	5.Counters 5.1 Circuit diagram and working principle of Binary counters 5.2 up-down counter (circuits, truth tables, and timing diagrams)
	2 <sup>nd</sup>	5.3 Asynchronous counters and ripple counter
	3 <sup>rd</sup>	5.4 Synchronous counters 5.5 Decade counter
9th	1 <sup>st</sup>	5.6 Module-n counter and its combinations 5.7. Divide-by-n counters obtained from truncated binary sequence
	2 <sup>nd</sup>	5.8. Synchronous counter design using D-type flip-flops
	3 <sup>rd</sup>	5.9 Synchronous counter design using J-K flip-flops
10th	1 <sup>st</sup>	6.Shift Registers 6.1 Circuit diagram, truth tables, and timing diagrams of Shift Registers
	2 <sup>nd</sup>	6.2 Serial input shift register 6.3 Serial/parallel load shift register
	3 <sup>rd</sup>	6.4 Shift register counters 6.4.1. Ring counter
11th	1 <sup>st</sup>	6.4.2. Self-starting ring counter 6.4.3. Johnson counter
	2 <sup>nd</sup>	7.5 Semiconductor Memories 7.1 Define the terms ROM, RAM, PROM, EPROM
	3 <sup>rd</sup>	7.2 Draw a typical memory cell
12th	1 <sup>st</sup>	7.3 Design a small diode matrix ROM to serve as a code converter
	2 <sup>nd</sup>	7.4 Design and draw the logic diagram of a specified size memory system
	3 <sup>rd</sup>	7.5 Operating principle of dynamic memory
13th	1 <sup>st</sup>	7.6 Advantages and disadvantages of dynamic memory vs. static memory
	2 <sup>nd</sup>	7.7 Difference between dynamic memory vs. static memory
	3 <sup>rd</sup>	7.7 Difference between dynamic memory vs. static memory
14th	1 <sup>st</sup>	8.Sequential Circuit Design 8.1 Combinational vs. Sequential circuits
	2 <sup>nd</sup>	8.1 Combinational vs. Sequential circuits
	3 <sup>rd</sup>	8.2 Adder, Subtractor, decoder, multiplexer, de-multiplexer, and comparator
15th	1 <sup>st</sup>	8.2 Adder, Subtractor, decoder, multiplexer, de-multiplexer, and comparator
	2 <sup>nd</sup>	8.3. Finite state machines- Concept only
	3 <sup>rd</sup>	8.3. Finite state machines- Concept only

Pradeepita Proj haranjanwajh  
Signature of faculty 10-07-25

DEPARTMENT OF  
Electrical & ETC Engg.  
G.I.E.T (POLY), Cuttack

10/7/25  
Signature of principal